

# Seal and encapsulate cavities for complementary metal-oxide-semiconductor microelectromechanical system thermoelectric power generators

Jin Xie<sup>a)</sup>

*Institute of Microelectronics, Agency for Science, Technology and Research (A\*STAR), 11 Science Park Road, Singapore Science Park II, Singapore 117685*

Chengkuo Lee

*Department of Electrical and Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576 and Institute of Microelectronics, Agency for Science, Technology and Research (A\*STAR), 11 Science Park Road, Singapore Science Park II, Singapore 117685*

Ming-Fang Wang and Hanhua Feng

*Institute of Microelectronics, Agency for Science, Technology and Research (A\*STAR), 11 Science Park Road, Singapore Science Park II, Singapore 117685*

(Received 28 September 2010; accepted 31 January 2011; published 16 March 2011)

This article presents a method for fabricating thermoelectric power generators (TPGs) using wafer-level vacuum sealing and encapsulation at low temperature with complementary metal-oxide-semiconductor compatible processes and materials. A novel TPG design with thermal legs embedded in top and bottom vacuum cavities is proposed. Simulation results validate that the two cavities can maximize the temperature difference between the hot and cold junctions of thermocouples. Process flows for wafer-level sealing and encapsulating cavities are presented and a thermoelectric power generator is developed based on heavily *p*- and *n*-doped polysilicon. A power generation factor of  $0.052 \mu\text{W cm}^{-2} \text{K}^{-2}$  was achieved using this TPG. © 2011 American Vacuum Society. [DOI: 10.1116/1.3556954]

## I. INTRODUCTION

Thermoelectric power generators (TPGs) transform thermal energy into electrical energy. In the complementary metal-oxide-semiconductor (CMOS) microelectromechanical system (MEMS) TPGs, planar thermopiles are arranged on the top of a substrate because thermoelectric material thicknesses are limited in the ranges that can be achieved by thin-film technology. Cavities are created to guide heat flux along the longitudinal direction of thermal legs.<sup>1-4</sup> To reduce heat loss by convection, the cavities are required to be sealed in high vacuum. Recently, researchers have proposed methods for low-temperature wafer-level sealing to create sealed vacuum cavities. For example, Stark and Najafi<sup>5</sup> demonstrated a packaging technology that employs an electroplated nickel film to vacuum seal a MEMS structure at the wafer level. The package was fabricated at low temperature ( $<250 \text{ }^\circ\text{C}$ ) by electroplating a  $40\text{-}\mu\text{m}$ -thick nickel film over an  $8 \mu\text{m}$  sacrificial photoresist that was removed prior to package sealing. Monajemi *et al.*<sup>6</sup> presented a low-temperature ( $260 \text{ }^\circ\text{C}$ ) packaging technique that utilized thermal decomposition of a sacrificial polymer through a gas-permeable polymer overcoat to form a released thin-film organic membrane with scalable height on top of the active part of the MEMS. However, these technologies are so-called post-CMOS processes and materials are not available in the standard CMOS manufacturing line. In the conventional CMOS-compatible approaches, the cavity is sealed by

low-pressure chemical vapor deposition (LPCVD) films (polysilicon and nitride) at temperatures above  $570 \text{ }^\circ\text{C}$ .<sup>7</sup> However, if the sealed device has aluminum interconnection, the maximum temperature cannot be higher than  $400 \text{ }^\circ\text{C}$ . To limit the processing temperature under  $400 \text{ }^\circ\text{C}$ , most researchers seal cavities with plasma-enhanced chemical vapor deposition (PECVD) films. For example, Buchwalter *et al.* developed Bi-CMOS-compatible process for the fabrication of MEMS resonators and filters, wherein the cavity was sealed with PECVD film at  $400 \text{ }^\circ\text{C}$ , making the devices possible to be integrated directly on chip without affecting the existing analog circuitry.<sup>8</sup>

In this paper, we present methods for wafer-level vacuum sealing and encapsulation with CMOS-compatible process and materials for fabrication of TPGs. First, we conduct simulations to validate the performance improvement contributed by top and bottom vacuum cavities. Following, a CMOS-MEMS TPG is fabricated by embedding thermocouples between two microscale vacuum cavities, which are sealed at  $400 \text{ }^\circ\text{C}$  and at a vacuum level of 2.4 Torr. Finally, the output power is measured by applying temperature difference across the fabricated TPG.

## II. DESIGN

The proposed TPG is composed of polysilicon thermopiles embedded between top and bottom cavities,<sup>9</sup> as shown in Fig. 1. The bottom cavities guide the heat flux through thermal legs, while the top cavities protect hot junctions from being cooled by air convection. In contrast, the area of

<sup>a)</sup>Electronic mail: xiej@ime.a-star.edu.sg




FIG. 1. (Color online) Schematic view of the proposed TPG with configuration of top and bottom cavities.

cold junctions is exposed to ambient air. Both the bottom and top cavities are sealed with high vacuum level to minimize heat loss due to heat conduction and convection through air. With such a design, the planar thermopiles work like a vertical configuration.

The output power  $P_o$  is given by

$$P_o = \frac{m^2 \alpha^2}{4R_G} \Delta T_G^2 \quad (1)$$

and is achieved under matched load resistance; i.e., the internal resistance of the generator  $R_G$  is equal to the load resistance connected to the generator. In Eq. (1),  $m$  is the number of thermocouples,  $\alpha$  is the relative Seebeck coefficient, and  $\Delta T_G$  is the temperature difference between the hot and cold junctions. Three-dimensional models were built with the software ANSYS for thermal finite-element analysis. In the finite-element simulations, a fixed temperature difference of 5 K between the top and bottom of the device is assumed as boundary conditions for thermal analysis. Simulations are conducted for four possible configurations: the first one, which is proposed in this paper, has top and bottom vacuum cavities [Fig. 2(a)] and  $\Delta T_G=3.75$  K; the second one has top




FIG. 2. (Color online) Simulated temperature distribution for four designs: (a) with top and bottom vacuum cavities,  $\Delta T_G=3.75$  K; (b) with top and bottom air cavities,  $\Delta T_G=2.77$  K; (c) with only bottom vacuum cavity,  $\Delta T_G=1.70$  K; and (d) with only bottom vacuum cavity,  $\Delta T_G=0.95$  K.




FIG. 3. (Color online) Verification process flow for sealing a 15- $\mu\text{m}$ -deep bottom cavity with PECVD USG.

and bottom cavities full of air [Fig. 2(b)] and  $\Delta T_G=2.77$  K; the third one has only a bottom vacuum cavity [Fig. 2(c)] and  $\Delta T_G=1.72$  K; and the last one has only top vacuum cavity [Fig. 2(d)] and  $\Delta T_G=0.95$  K. Since output power is a second order function of the temperature difference, the output power is greatly improved by the formation of the vacuum cavities.

### III. PROCESSES OF WAFER-LEVEL SEALING AND ENCAPSULATION

The fabrication challenge in making the proposed thermoelectric power generator is creating the bottom and top cavities. In this section, the methods for sealing the bottom vacuum cavity and encapsulating the top vacuum cavity are introduced. To create the bottom vacuum cavity, a 0.2- $\mu\text{m}$ -thick  $\text{SiO}_2$  hard mask is grown by thermal oxidation [Fig. 3(a)] and patterned with 1- $\mu\text{m}$ -wide openings [Fig. 3(b)]. 15- $\mu\text{m}$ -deep trenches are etched into the silicon substrate using deep reactive ion etching (DRIE) with  $\text{SF}_6$  and  $\text{C}_4\text{F}_8$  gases [Figs. 3(c) and 4(a)]. Following, the wafer is isotropically etched using  $\text{SF}_6$  plasma to remove the silicon




FIG. 4. SEM images at different steps of the verification process for sealing the bottom vacuum cavity.




FIG. 5. Comparison of cavity sealing methods with PECVD (a) USG and (b) reflowed PSG.

between the trenches to form the bottom cavities [Figs. 3(d), 4(b), and 4(c)]. Finally, the bottom cavities are sealed using a 2.5- $\mu\text{m}$ -thick low stress undoped silicate glass (USG) film deposited by PECVD at 400 °C [Figs. 3(e) and 4(d)]. The vacuum level in the cavities is the process pressure in the PECVD reaction chamber, i.e., 2.4 Torr.

PECVD phosphorous silicate glass (PSG) is usually used to seal cavities due to its reflow capability at temperature around 1000 °C. The sealed surface with reflowed PSG is smoother than that achieved with USG, as shown in Figs. 5(a) and 5(b). However, USG is chosen for the fabrication of device because metal interconnections cannot stand the high temperature of PSG reflow. In addition, the residual stress of USG is lower than the one of PSG. Stress is a critical problem in fabrication of CMOS-MEMS devices. High stress will cause wafer warping so that further processes cannot proceed.

To create the top vacuum cavity, a 4- $\mu\text{m}$ -thick low stress USG is deposited by PECVD and patterned [Fig. 6(a)]. In the following, another 0.5- $\mu\text{m}$ -thick USG layer is deposited as stepper and patterned [Fig. 6(b)]. The USG layers are covered by 0.7  $\mu\text{m}$  PECVD  $\text{Si}_3\text{N}_4$  and 0.2  $\mu\text{m}$  amorphous silicon films [Figs. 6(c) and 7(a)]. Small  $1 \times 3 \mu\text{m}^2$  etching holes are etched through the nitride and the amorphous silicon films [Fig. 6(d)]. Thereafter, the wafer is dipped in the buffered oxide etchant (BOE) for about 20 min to remove the sacrificial USG layer via the etching holes [Figs. 6(e) and




FIG. 6. (Color online) Verification process flow for encapsulating a 4.5- $\mu\text{m}$ -high top cavity with PECVD USG.




FIG. 7. SEM images at different steps of the verification process flow for encapsulating top vacuum cavity.

7(b)]. Finally, the holes are sealed by a 2.5- $\mu\text{m}$ -thick PECVD low stress USG [Figs. 6(f) and 7(c)]. Cross-sectional view shows that the cavity is completely sealed [Fig. 7(d)].

LPCVD nitride is usually used to form the shell of the cavity due to its low etching rate in BOE. However, wafer with metal interconnection cannot be processed in LPCVD. If only PECVD nitride is used as the shell material, the shell cannot survive in BOE. Figure 8 shows that 0.7  $\mu\text{m}$  PECVD nitride cannot resist BOE etching for 5 min. Therefore, a 0.2- $\mu\text{m}$ -thin amorphous silicon film, which has very low etching rate in BOE, is used on the PECVD nitride to protect the shell structure. The shell made of PECVD nitride and amorphous silicon can withstand BOE etching for more than 30 min.

#### IV. FABRICATION OF THERMOELECTRIC POWER GENERATOR

Using the wafer-level sealing and encapsulation methods described and demonstrated above, a CMOS-MEMS TPG is




FIG. 8. Shell made with PECVD nitride fails to survive in BOE.






FIG. 9. (Color online) Whole fabrication process flow of the TPG and images at the different steps.

fabricated. The main process steps and images are illustrated in Fig. 9. The 0.7- $\mu\text{m}$ -thick poly-Si is deposited at 580 °C in furnace by LPCVD as the thermoelectric layer. In the following, the poly-Si layer is dry etched to form thermoelectric leg patterns with 5  $\mu\text{m}$  in width and 16  $\mu\text{m}$  in length [Fig. 9(a)]. Afterward, the poly-Si layer is partially implanted with phosphorous ions at 180 keV energy to generate the *n*-type thermoelectric legs. Poly-Si is subsequently implanted with boron ions using 80 keV in the other half to form the *p*-type thermoelectric legs. The doping dose of  $10^{16} \text{ cm}^{-2}$  is used in both steps. The doped poly-Si is annealed in a furnace at 1000 °C for 30 min. After  $\text{SiO}_2$  insulating layer deposition




FIG. 10. Cross-section view of the fabricated TPG with 2- $\mu\text{m}$ -high top cavity and 30- $\mu\text{m}$ -deep bottom cavity.

and contact via opening, aluminum layer is deposited and etched to form electrical interconnects between the *p*-type and *n*-type thermoelectric legs in series, as shown in Fig. 9(b). The bottom cavity and top cavity are created with the prementioned processes of wafer-level sealing and encapsulation: first perforating the holes, DRIE, and isotropic etching silicon [Fig. 9(c)], sealing bottom cavities [Fig. 9(d)], patterning USG sacrificial layer, opening etching holes [Fig. 9(e)], and finally removing the USG sacrificial layer and sealing the top cavities [Fig. 9(f)]. In the last step, 0.7- $\mu\text{m}$ -thick aluminum is deposited to cover the whole device area as the heat sink layer [Fig. 9(g)]. The layer infor-

TABLE I. Layer information of the fabricated TPG.

No.	Material	Process	Description	Thickness ( $\mu\text{m}$ )
1	Oxide	Thermal oxidation	Insulating layer	0.1
2	Poly-Si	LPCVD	Thermal leg	0.7
3	Aluminum	Sputtering	Interconnection	0.75
4	Oxide	PECVD	Insulating layer	0.2
5	Nitride	PECVD	Passivation	0.3
6	Low stress USG	PECVD	Sealing bottom cavities	2.5
7	Amorphous silicon	PECVD	Protection layer in BOE	0.15
8	Low stress USG	PECVD	Sacrificial layer	2.5
9	Nitride	PECVD	Shell of top cavities	0.7
10	Amorphous silicon	PECVD	Shell of top cavities	0.2
11	Low stress USG	PECVD	Sealing bottom cavities	2.5
12	Aluminum	Sputtering	Heat sink	0.75




FIG. 11. (Color online) Surface profile of the sealed cavity shows that the membrane is strong enough to withstand the vacuum force.

mation including the deposition method and the thicknesses are summarized in Table I. The cross section of the fabricated device in Fig. 10 shows that the thermal legs are embedded into the top cavities and the bottom cavities. The sealed bottom cavity is about  $30 \mu\text{m}$  deep and  $42 \mu\text{m}$  wide, while the encapsulated top cavity is  $2 \mu\text{m}$  high and  $35 \mu\text{m}$  wide. The lengths of both bottom and top cavities are about  $670 \mu\text{m}$ . Step height is limited by the inability of contact photolithography to resolve fine patterns on a high topography. In the fabrication of the complete device, more layers are deposited and patterned than those in the process that was used to develop and verify the sealing method. All these patterned layers add to the step height. As a result, the maximum cavity height achieved in the final device is  $2 \mu\text{m}$ , which is lower than  $4.5 \mu\text{m}$ , the height achieved in the verification process.

## V. TESTING

The membrane that caps the cavity deforms due to the different pressures between the two sides of the membrane. If this membrane is too flexible, the vacuum force will push it into contact with the generator thermopile, leading to malfunction. In the fabricated device, the USG cap membrane is  $2.5 \mu\text{m}$  thick,  $35 \mu\text{m}$  wide, and  $670 \mu\text{m}$  long. To inspect the deformation, surface profile of the sealed top cavity is measured by an optical profiler (Wyko NT3300), as shown in Fig. 11. The maximum bending is at the center of the cap and

TABLE II. Characterization of thermoelectric properties for polysilicon at  $T = 300 \text{ K}$ .

Material	Electrical resistivity ( $\Omega \mu\text{m}$ )	Seebeck coefficient ( $\mu\text{V/K}$ )	Thermal conductivity ( $\text{W m}^{-1} \text{K}^{-1}$ )	Figure of merit
<i>p</i> -type polysilicon	13.7	130	28.4	0.012
<i>n</i> -type polysilicon	8.9	-110	29.7	0.014




FIG. 12. (Color online) Testing setup for temperature control and voltage measurement and the  $1 \times 1 \text{ cm}^2$  device with wire bonding for testing.

is only  $0.2 \mu\text{m}$ , much smaller than the  $2 \mu\text{m}$  cavity height. Thus, the membrane cap in the device is strong enough to withstand the vacuum force.

Polysilicon was characterized to evaluate its thermoelectric properties at  $300 \text{ K}$ . Electrical resistivity,  $\rho$ , was measured using the van der Pauw configuration, the Seebeck coefficient,  $\alpha$ , was extracted from a planar test structure, and thermal conductivity,  $\lambda$ , was determined using a cantilever test structure.<sup>9</sup> These results are shown in Table II. The thermoelectric figures of merit  $ZT = (\alpha^2 / \rho \lambda) T$  for *p*-type and *n*-type polysilicon were determined to be 0.012 and 0.014, respectively.

The device chips under testing were diced into  $1 \times 1 \text{ cm}^2$  pieces. Each chip included 125 144 thermocouples with total internal resistance of  $52.8 \text{ M}\Omega$ . The measurement setup is depicted in Fig. 12. The device under testing was placed between a hotplate and a brass heat sink, which was cooled by a Peltier cooler. A CPU fan is mounted to disperse the heat from the cooler to ambient air. Two PT100 temperature sensors were integrated into the hotplate and heat spreader for sensing temperature. The temperature difference and range can be adjusted via two proportional-integral-derivative controllers driving the hotplate and the Peltier




FIG. 13. (Color online) Output power vs temperature difference under a matched electrical resistance load.

TABLE III. Comparison with CMOS-compatible TPGs in the literature.

	Thermoelectric materials	Power generation factor ( $\mu\text{W cm}^{-2} \text{K}^{-2}$ )
Ref. 1	Poly-Si	0.042 6
	Poly-SiGe	0.035 2
Ref. 2	Al/poly-Si	0.003 63
Ref. 3	Poly-Si	0.041 7
Ref. 4	Poly-SiGe	0.002 6
This work	Poly-Si	0.052

cooler separately. A Hewlett Packard 34401A digital multimeter is used to record the internal resistance and the output voltage.

A graph of the output power per device area versus temperature difference and the TPG prototype are displayed in Fig. 13. When 5 K difference is maintained across two sides of a  $1 \text{ cm}^2$  device, the output power is  $1.3 \mu\text{W}$  under a matched electrical resistance load, 1.3 times higher than the power from the polysilicon TPG reported in Ref. 1. The calculated power generation factor is  $0.052 \mu\text{W cm}^{-2} \text{K}^{-2}$ . Table III shows the comparison with CMOS-compatible thermoelectric power generators in the literature. In the  $I$ - $V$  curve shown in Fig. 14, as expected for a thermoelectric generator, the voltage decreases linearly, while the output power rises to a maximum (about  $1.3 \mu\text{W}$ ) before decreasing. At zero load resistance the current produced is  $0.31 \mu\text{A}$ .

## VI. CONCLUSION

Methods for wafer-level vacuum sealing and encapsulation with CMOS-compatible process and materials have been presented. The cavities are sealed at  $400 \text{ }^\circ\text{C}$  and the vacuum level is 2.4 Torr. Using these methods, a novel thermoelectric power generator is developed. The thermal legs are embedded between the top and bottom cavities. With such a design, the heat flux along thermal legs is optimized and the temperature difference between the two junctions of thermal couples is maximized. The whole fabrication process is CMOS compatible. The fabricated power generator has a power generation factor of  $0.052 \mu\text{W cm}^{-2} \text{K}^{-2}$  and may be




FIG. 14. (Color online) Output power and voltage vs current at a temperature difference of  $\Delta T=5 \text{ K}$ .

used as a novel on-chip power source for self-powered CMOS and MEMS devices that have low power consumption requirements.

## ACKNOWLEDGMENT

This work was supported by the Science and Engineering Research Council of A\*STAR (Agency for Science, Technology and Research), Singapore.

- <sup>1</sup>M. Strasser, R. Aigner, C. Lauterbach, T. F. Sturm, M. Franosch, and G. Wachutka, *Sens. Actuators, A* **114**, 362 (2004).
- <sup>2</sup>T. Huesgen, P. Woias, and N. Kockmann, *Sens. Actuators, A* **145–146**, 423 (2008).
- <sup>3</sup>S. M. Yang, T. Lee, and C. A. Jeng, *Sens. Actuators, A* **153**, 244 (2009).
- <sup>4</sup>Z. Wang, V. Leonov, P. Fiorini, and C. V. Hoof, *Sens. Actuators, A* **156**, 95 (2009).
- <sup>5</sup>B. H. Stark and K. Najafi, *J. Microelectromech. Syst.* **13**, 147 (2004).
- <sup>6</sup>P. Monajemi, P. J. Joseph, P. A. Kohl, and F. Ayazi, *J. Micromech. Microeng.* **16**, 742 (2006).
- <sup>7</sup>L. Lin, R. T. Howe, and A. P. Pisano, *J. Microelectromech. Syst.* **7**, 286 (1998).
- <sup>8</sup>L. P. Buchwalter, K. K. Chan, T. J. Dalton, C. V. Jahnes, J. L. Lund, K. S. Petrarca, J. L. Speidell, and J. F. Zeigler, U.S. Patent No. 0,108,381 (30 April 2009).
- <sup>9</sup>J. Xie, C. Lee, and H. Feng, *J. Microelectromech. Syst.* **19**, 317 (2010).