Variable Length Packet Switches: Input Queued Fabrics with Finite Buffers, Speedup and Parallelism

D. Manjunath\textsuperscript{1} and Biplab Sikdar\textsuperscript{2}

\textsuperscript{1} Department of Electrical Engineering, Indian Institute of Technology, Powai Mumbai 400 076 INDIA
\textsuperscript{2} Department of ECSE, Rensselaer Polytechnic Institute, Troy NY 12180 USA

Abstract. We investigate non-blocking, variable length packet switches by focusing on performance evaluation and architectures to increase the throughput of such switches. With TCP/IP becoming the dominant protocol suite in the Internet, the analysis of variable length packet switches is necessary to understand the performance of the core routers and switches. We first present analytic models for delays and overflow probabilities in a variable length packet switch with finite buffers for both Poisson and self-similar packet arrival processes. The second part of the paper investigates various means to increase the throughput of these switches. As an alternative to VOQ-CIOQ switches that are known to be necessary to provide practical 100\% throughput and QoS we consider a FIFO-CIOQ switch with speedup and multiple parallel planes of switches to minimise the delay in the input queue. We present analytic models for evaluating the impact of speedup and parallelism on increasing the throughput of the switch and show that with a parallelism of 4, it is possible to achieve 99.9\% throughput.

1 Introduction

Fixed length packet switches have been studied extensively in the context of ATM switching fabrics. However, the Internet is primarily TCP/IP with variable length packets and arrivals not slotted in time and it is become important to analyse switching architectures for variable length packets. Also, while output queued (OQ) switches can provide 100\% throughput and arbitrary QoS provisions efficiently, they are deemed infeasible to implement at high speeds and high port densities due to the switch and memory speed requirements. Thus there is considerable interest in architecture and performance of input queued (IQ) switches. Much of switching literature, be it on performance analysis, design and architectures or QoS issues, assume fixed length packets. Variable length packets can be switched using by breaking them up into fixed length cells, switch the cells and then reassemble the cells at the output but they have overheads from cell padding and headers and have additional circuit and control complexities for fragmentation and reassembly. This leads us to believe that for variable length
packet switches with non-slotted arrivals, a FIFO-CIOQ switch with speedup will be architecturally simpler than a VOQ-CIOQ switch and will achieve low latencies in the input queue, which in turn will enable it to use output port QoS schedulers. Alternative to speedup, FIFO-CIOQ switch could have multiple parallel switching planes, such that more than one packet is switched to an output queue simultaneously. This latter feature will be called parallelism. In this paper we develop analytical models for the throughput, delay and loss performance of a variable length FIFO-CIOQ switch with speedup and parallelism.

There is surprisingly little study of non-time-slotted variable length packet switches. The only architecture that does not breakup variable length packets into smaller cells is reported by Yoshihara and Christensen [19]. Performance models for variable length packet switches are by Fuhrman [7] and Manjunath and Sikdar [11, 12]. In [7], the packet delay in a non-blocking $M \times N$ input queued packet is analysed with variable length packets arriving according to an i.i.d. Poisson process at all the inputs and having uniform routing probabilities. In [11, 12] we analysed those switches for arbitrary Poisson and self-similar arrival and routing probabilities and infinite buffers. In this paper we continue that work with finite buffer analysis for Poisson and self-similar packet arrivals. We also analyse speedup and parallelism. The rest of the paper is organised as follows. In the next section we describe the model and the analysis method. In Section 3 we present the analysis and results from the analysis for a finite buffered input queued switch with Poisson and self-similar arrivals. In Section 4 we discuss the comparative merits of speedup and parallelism and present some results from our analysis for CIOQ switches.

2 Analytic Models: Solution Method

We consider a single stage unslotted, internally nonblocking $M \times N$ input queued packet switch with packet arrivals of rate $\lambda_i$ to input port $i$. Packet lengths are exponential with unit mean and a packet input to port $i$ chooses a destination $j$ with probability $p_{ij}$. The line rate on output port $j$ is $\mu_j$. Input queue is FIFO. When a packet moves to the head of its input queue, if its destination is busy, the packet will wait at the head of the input queue till the destination output port is free and chooses to evacuate it. When an output port finishes service, the first blocked HOL packet for that output is served. From above, arrival rate to output port $j$, $A_j$, and its utilisation, $\eta_j$, are

$$A_j = \sum_{i=1}^{M} \lambda_i p_{ij} \quad \eta_j = \frac{A_j}{\mu_j}$$

(1)

There are two components to the sojourn time of an input packet in the switch - waiting time till it moves to the head of the line (HOL) and the time spent at the HOL till the HOL packets blocked earlier at other input queues finish their service and the packet is evacuated. The time spent at the HOL of the input queue corresponds to the “service time” in the input queue. For Poisson
packet arrivals, each input queue is a $M/G/1/K$ queue with service time equal to the time spent by a packet at its HOL. Thus, we now need the distribution of the time spent at the HOL of the queue, which is obtained using techniques similar to the analysis of blocking queueing networks [18].

The analysis is similar to the technique outlined in [12]. We summarise that technique here. Consider output port $j$. Output port $j$ evacuates a packet from the HOL of the inputs at rate $\mu_j$. The throughput from output $j$ will be $A_j(1 - BE_j)$, $(BE_j)$ is the blocking probability of packets destined for output $j$ because of finite input buffers. Now, we approximate the arrival process to the virtual queue of output $j$ by a Poisson process of throughput $A_j(1 - BE_j)$ and model the output queue as a $M/M/1/M$ queue. In fact, we can show that as $M \to \infty$, the arrival process to the output queue is indeed Poisson following the technique in [9]. Therefore the “arrival rate” corresponding to this throughput, let us call this the effective arrival rate $A'_j$, will be obtained by solving for $A'_j$ in the equation

$$A_j(1 - BE_j) = A'_j \left[ \frac{1 - \eta_j^M}{1 - \eta_j^{M+1}} \right]$$

(2)

where $\eta_j = A'_j/\mu_j$. The probability that a packet arriving to the head of an input queue waiting to go to output $j$ sees $k$ packets ahead of it, $\pi_j(k)$, using $M/M/1/M$ queueing theory is given by

$$\pi_j(k) = \left[ \frac{(1 - \eta_j)(\eta_j)^k}{1 - (\eta_j)^M} \right] \text{ for } k = 0, 1, \cdots M - 1$$

(3)

In the virtual queue of output port $j$ if there are $k$ packets ahead of it, the packet has to wait for the evacuation of these packets before it can begin its service and its waiting time is a $k$ stage Erlangian distribution (sum of the $k$ independent, exponentially distributed evacuation times). In addition to the blocking delay there is the evacuation time that has an exponential distribution of mean $1/\mu_j$. The Laplace-Stieltjes Transform (LST) of the unconditional distribution of the sojourn time at the head of input $i$, $X_i(s)$, can be seen to be

$$X_i(s) = \sum_{j=1}^{N} p_{ij} \left[ \sum_{k=1}^{M-1} \pi_j(k) \left( \frac{\mu_j}{\mu_j + s} \right)^k \right] \left[ \frac{\mu_j}{\mu_j + s} \right]$$

(4)

Here the term in the first square brackets corresponds to the blocking delay and that in the second corresponds to the evacuation time given that the packet wants to go to output $j$. The first three moments of the blocking delay at input queue $i$, $\bar{B}_i$, $\bar{B}_i^2$ and $\bar{B}_i^3$ respectively, are

$$\bar{B}_i = \sum_{j=1}^{N} p_{ij} \sum_{k=1}^{M-1} \pi_j(k) \frac{k}{\mu_j}$$

$$\bar{B}_i^2 = \sum_{j=1}^{N} p_{ij} \sum_{k=1}^{M-1} \pi_j(k) \frac{k(k + 1)}{\mu_j^2}$$

$$\bar{B}_i^3 = \sum_{j=1}^{N} p_{ij} \sum_{k=1}^{M-1} \pi_j(k) \frac{k(k + 1)(k + 2)}{\mu_j^3}$$

(5)
Likewise, the first three moments of the service time for the input queue, $X_i$, $X_i^2$, $X_i^3$, respectively, are

\[
X_i = B_i + \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j} \quad X_i^2 = B_i^2 + 2B_i \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j} + 2 \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j^2} \quad X_i^3 = B_i^3 + 3B_i^2 \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j} + 6B_i \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j^2} + 6 \sum_{j=1}^{N} \frac{p_{ij}}{\mu_j^3}
\]

(6)

3 Finite Buffer Analysis for Poisson and Self-Similar Arrivals

Along with the approximate distribution of the input queue service time, we use well known results from M/G/1/K and MMPP/G/1/K queueing theory to analyse the input queued switch for these packet arrival models. We first derive the expressions for the Poisson arrivals and then for self-similar arrivals.

3.1 Poisson Arrivals

The queue at input port $i$ is modeled as a M/G/1/Ki queue with Poisson arrivals of rate $\lambda_i$ and service time distribution given by Eqn. 4. We analyse this queue using the diffusion approximation method of [8]. From [8], the probability that there are $n$ packets in input queue $i$, $\zeta_i(n)$, is given by

\[
\zeta_i(n) = \begin{cases} 
    c_i \hat{\zeta}_i(n), & 0 \leq n < K_i \\
    1 - \frac{1}{\rho_i(1-\rho_i)} & n = K_i 
\end{cases}
\]

where

\[
c_i = \left( 1 - \rho_i \left[ 1 - \sum_{n=0}^{K_i-1} \hat{\zeta}_i(n) \right] \right)^{-1}
\]

(8)

Here $\rho_i = \lambda_i X_i$, $\hat{\zeta}_i(n)$ is the probability that there are $n$ packets in an M/G/1/$\infty$ with arrival rate $\lambda_i$ and service time distribution of Eqn. 4. Using the diffusion approximation, the probabilities $\hat{\zeta}_i(n)$ can be written as

\[
\hat{\zeta}_i(n) = \begin{cases} 
    1 - \rho_i, & n = 0 \\
    \rho_i(1-\hat{\rho}_i)(\hat{\rho}_i)^n, & n \geq 1 
\end{cases}
\]

where $\hat{\rho}_i = \exp \left( \frac{2X_i^3 (\lambda_i X_i - 1)}{\lambda_i X_i^2 + X_i^2 - X_i} \right)$

(10)

The mean packet delay from input $i$, $D_i$, is obtained from Little’s theorem.

\[
D_i = \frac{1}{\lambda_i (1 - \zeta_i(K_i))} \sum_{n=0}^{K_i} n\zeta_i(n)
\]

(11)
Fig. 1. Mean delay for a 32 × 32 and 64 × 64 switch from analysis and simulation

<table>
<thead>
<tr>
<th>λ</th>
<th>32 × 32, B=15</th>
<th>32 × 32, B=20</th>
<th>64 × 64, B=15</th>
<th>64 × 64, B=20</th>
</tr>
</thead>
<tbody>
<tr>
<td>λ</td>
<td>Sim.</td>
<td>Ana.</td>
<td>o/p Q</td>
<td>Sim.</td>
</tr>
<tr>
<td>0.4</td>
<td>0.0000</td>
<td>0.0008</td>
<td>6.4E-7</td>
<td>0.0001</td>
</tr>
<tr>
<td>0.5</td>
<td>0.0363</td>
<td>0.0443</td>
<td>1.5E-5</td>
<td>0.0256</td>
</tr>
<tr>
<td>0.6</td>
<td>0.1595</td>
<td>0.1718</td>
<td>0.0002</td>
<td>0.1560</td>
</tr>
</tbody>
</table>

Table 1. Loss probabilities in a 32 × 32 and 64 × 64 switch

Since arrivals are Poisson, blocking probability at input i will be $\zeta_i(K_i)$. Note that the effective arrival rate for a virtual queue of an output was derived using the blocking probability for packets destined for output port i and

$$HB_j = \sum_{i=1}^{M} \zeta_i(K_i) \frac{p_{ij}\lambda_i}{A_j}$$

The analytical model is solved by iterating on Eqns 1-12.

Numerical results are obtained for 32 × 32 and 64 × 64 switches with i.i.d. input arrivals and uniform routing. Fig. 1 shows the mean queuing delay. The good agreement between the simulation and the analytical results justifies our approximations. The significant “delay-penalty” for input queued switch can be seen by comparing with that output queued switch, modeled as a M/M/1/K queue. Table 1 shows the loss probabilities. Once again, the close match between analytical and simulation results indicate the goodness of our approximations. Also observe that the “blocking-penalty” of input queueing is significant.

### 3.2 Self-Similar Arrivals

Having modeled switch behavior for a “simplistic” Poisson arrivals, we now analyze under a more realistic model of self similar packet arrival processes. Among
the many models for simulation of exact and approximate self-similar processes, we will choose the one by Andersen and Nielsen [1]. Here a Markovian approach in which a self-similar process is obtained by superposing a number of two state Interrupted Poisson Processes (IPP’s) with the resultant arrival process being an MMPP. This method, in addition to allowing the burstiness over a number of time scales with the desired covariance structure, allows us to use the well developed MMPP queueing theory for our analysis.

The distribution of the time spent by a packet at head of the input queue, its “service time” distribution, is approximated by a phase type distribution whose LST is given by Eqn. 4. Let the generator and the rate matrix of the MMPP process corresponding to the arrivals at input port i be denoted by $Q_i$ and $R_i$ respectively. We only report the loss analysis for the MMPP arrival process. Having obtained the service time distribution and described the arrival process we use the MMPP/G/1/K analysis of [2] and the efficient evaluation techniques for evaluating the loss probabilities from [3] to solve our model. The following notation will be used for each input $i$ and to simplify the notation we will omit the subscript corresponding to the input port.

$U$: $m \times m$ matrix given by $(R - Q)^{-1} R$

$P(t, n)$: $m \times m$ matrix whose $(p, q)$th element denotes the conditional probability of reaching phase $q$ of the MMPP and having $n$ arrivals during a time interval of length $t$, given that we start with phase $p$ at time $t = 0$.

$A_n$: $m \times m$ matrix given by $\int_0^\infty P(n, t) dX(t)$, $n \geq 0$ where $X(t)$ is the distribution of the service time as obtained previously.

$A$: $m \times m$ matrix given by $\sum_{n=0}^{\infty} A_n = \int_0^\infty e^{Rt} dX(t)$

$\Pi(i)$: $m$ dimensional vector whose $p^{th}$ element is the limiting probability at the embedded epochs of having $i$ packets in the queue and being in phase $p$ of the MMPP, $i = 0, 1, \cdots, K - 1$.

$I$: $m \times m$ identity matrix

The steady-state probability distribution of the queue length of the embedded Markov chain at the departure instants can be calculated using the following approach. The matrices $A_n$ are first calculated using the technique described in [6]. From $P$, we then find the matrix sequence $\{C_i\}$, independent of the buffer size $K$, such that $\Pi(i) = \Pi(0)C_i$ for $i = 0, 1, \cdots, K - 1$. The matrices $C_i$ are calculated using the following equation

$$C_{i+1} = \left[ C_i - U A_i - \sum_{v=1}^{i} C_v A_{i-v+1} \right] A_0^{-1} \ \ i = 1, \cdots, K - 2$$

beginning with $C_0 = I$. The vector $\Pi(0)$ is then determined using

$$\Pi(0) \left[ \sum_{v=0}^{K-1} C_v + (I - U)(I - A + e\Phi)^{-1} \right] = \Phi$$

The loss probability can then be found using the following expression

$$P_{\text{loss}} = 1 - (X\Phi Re)^{-1} \left[ 1 + \Pi(0)(R - Q)^{-1}X^{-1}e \right]^{-1}$$
A table for numerical results showing loss probabilities in an 8x8 switch for Bellcore traces $p_{Aug.TL}$ and $p_{Cct.TL}$.

4 Increasing Throughput in an Input Queued Switch

For Bernoulli packet arrivals and uniform routing, it is well known that the maximum throughput of an input queued switch is 0.586 [9] and it is 0.5 for variable length packet switches with Poisson arrivals and exponential packet lengths [12]. Output queued switches can provide 100% throughput, but with higher implementation complexity, typically of $O(N)$ more than the input queued switch.

The following two mechanisms can approximate the output queued switch but with reduced complexity in fixed length packet switches. The first method is a virtual output queued (VOQ) switch was shown to be able to achieve 100%
throughput in [13]. Switch complexity is traded for scheduling complexity. The scheduling algorithms of [13] cannot be used in practical switches and many “practical” algorithms that have been reported in literature [14–16]. The algorithms of [14] impractical to be implemented in hardware [15] and the “practical algorithm” of [15] has a complexity of $O(N^{2.5})$. Thus, although VOQ reduces the effect of HOL blocking, they are complex and do not scale well enough to offset the throughput disadvantage of input queued switches for large $N$. Further, note that the result of [13] is for iid arrivals and uniform destinations. In [4] it has been shown that if in each slot there are two scheduling cycles, then 100% throughput is achieved under any arrival process and destination distributions. However, this will require the use of queues at the output! Further, for variable length packets, an obvious implementation will be to break the packets into fixed length cells, switch the cells and reassemble them at the output. This method, in addition to requiring disassembly and reassembly circuits, will also mean that the switching hardware has to operate at a higher rate than the line rate to account for padding and cell header overheads.

The second method is the combined input-output queued (CIOQ) switch in which either the switch fabric operates at a higher rate than the line rate on the output ports or there are multiple parallel switching fabrics or both. Given that to achieve high throughput in a practical VOQ switch we need to operate the switch at a rate higher than the line rate, a CIOQ switch with speedup or parallel fabrics seems appealing. At this time we would like to separate the concepts of parallelism and speedup that have been used interchangeably in switching literature. In the former multiple packets can be evacuated to the same output and/or from the same input simultaneously or in parallel possibly through multiple parallel switching fabrics. In the case of speedup, the evacuation rate from the input queue HOL is higher than the line rate. Oie et al [17] use the term speedup to connote parallelism. In our analysis speedup is modeled by using a higher $\mu$ for the evacuation rate, or equivalently, a lower $\lambda$ for the arrival rate. In our analysis speedup is modeled by using a higher $\mu$ for the evacuation rate. We present only the analysis for the case of parallelism.

### 4.1 Analysis for Parallelism Factor $m, m > 1$

The delay analysis is similar to the previous analyses. First, consider the infinite buffer case. If there are more than $m$ HOL packets at the inputs destined for a particular output port, $m$ of them are served simultaneously while the others are blocked. We approximate the input process to the queue to be Poisson. Thus the virtual queue of each output port will be modeled as an $M/M/m/M$ queue and the effective arrival rate to output port $j$ corresponding to a throughput of $\lambda_j$ is obtained by solving for $A_j'$ in

$$A_j(t - PB_j) = A_j' \left[ 1 - \frac{\left(\frac{(q_j')^m m^m}{m!}\right)}{\sum_{k=0}^{m-1} \frac{(m q_j')^k k!}{k!} + \sum_{k=m}^{M} \frac{(m q_j')^k m^m}{m!}} \right] \quad (16)$$
where $\eta^*_i = \frac{X_i}{\mu_i}$, $\pi_j(k)$, and $X_i(s)$ are obtained as before by considering an $M/M/m/M$ queue at the outputs. Similarly the blocking and total delay moments are also obtained like before and are given by,

\begin{equation}
\begin{align*}
\overline{B}_i &= \sum_{j=1}^{N} p_{ij} \sum_{k=m}^{M-1} \pi_j(k) \frac{k-m+1}{\mu_j} \\
\overline{B}_i^2 &= \sum_{j=1}^{N} p_{ij} \sum_{k=m}^{M-1} \pi_j(k) \frac{(k-m+1)(k-m+2)}{\mu_j^2} \\
\overline{B}_i^3 &= \sum_{j=1}^{N} p_{ij} \sum_{k=m}^{M-1} \pi_j(k) \frac{(k-m+1)(k-m+2)(k-m+3)}{\mu_j^3}
\end{align*}
\end{equation}

We now use these moments of the blocking delay in Equation 6 to obtain the first three moments of the total delay. The summations over the index $k$ for the blocking delay is from $k = m$ to $k = M - 1$ because only when there are $\geq m$ waiting in the virtual queue will the packet at the HOL of an input queue have to wait. Mean delay and loss probabilities at the input ports are obtained as in the previous section by modeling each input port as a $M/G/1/K$ and $MMPP/G/1/K$ queue for Poisson and self-similar packet arrivals respectively.

Fig. 2 plots the throughput-mean delay characteristics for a CIOQ switch with Poisson arrivals, and parallelism of 2 and 4 for various buffer sizes and arrival rates normalised to the switch rate. Note the excellent agreement between analytic and simulation results. Tables 3 and 4 show the blocking probabilities for parallelism of 2 and 4 for a $64 \times 64$ switch with Poisson arrivals and an $8 \times 8$ switch self similar arrivals respectively. The maximum throughput for a given parallelism is obtained by solving for $\lambda$ in $\lambda X = 1.0$. We find that for a parallelism of 4 the achievable throughput is 99.3% while it is 82.8% for a parallelism of 2.
<table>
<thead>
<tr>
<th>λ</th>
<th>K=10</th>
<th>K=15</th>
<th>K=20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sim.</td>
<td>Ana.</td>
<td>o/p</td>
<td>Q</td>
</tr>
<tr>
<td>0.6</td>
<td>0.0044</td>
<td>0.0048</td>
<td>0.0024</td>
</tr>
<tr>
<td>0.7</td>
<td>0.0156</td>
<td>0.0202</td>
<td>0.0086</td>
</tr>
<tr>
<td>0.8</td>
<td>0.0531</td>
<td>0.0590</td>
<td>0.0235</td>
</tr>
<tr>
<td>Parallelism=4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.60</td>
<td>0.0024</td>
<td>0.0026</td>
<td>0.0024</td>
</tr>
<tr>
<td>0.70</td>
<td>0.0087</td>
<td>0.0090</td>
<td>0.0086</td>
</tr>
<tr>
<td>0.80</td>
<td>0.0238</td>
<td>0.0240</td>
<td>0.0235</td>
</tr>
</tbody>
</table>

Table 3. Loss rates in a 64 x 64 switch with parallelism of 2 and 4 for Poisson arrivals.

<table>
<thead>
<tr>
<th>λ</th>
<th>K=250</th>
<th>K=500</th>
<th>K=1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sim.</td>
<td>Ana.</td>
<td>o/p</td>
<td>Q</td>
</tr>
<tr>
<td>0.10</td>
<td>0.0573</td>
<td>0.0553</td>
<td>0.0506</td>
</tr>
<tr>
<td>0.15</td>
<td>0.0643</td>
<td>0.0549</td>
<td>0.0549</td>
</tr>
<tr>
<td>0.20</td>
<td>0.0666</td>
<td>0.0566</td>
<td>0.0569</td>
</tr>
<tr>
<td>Parallelism=4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.10</td>
<td>0.0544</td>
<td>0.0524</td>
<td>0.0506</td>
</tr>
<tr>
<td>0.15</td>
<td>0.0631</td>
<td>0.0541</td>
<td>0.0549</td>
</tr>
<tr>
<td>0.20</td>
<td>0.0681</td>
<td>0.0581</td>
<td>0.0591</td>
</tr>
</tbody>
</table>

Table 4. Loss rates in a 8 x 8 switch with parallelism of 2 and 4 for self-similar arrivals corresponding to the Bellcore trace pAug.78.

5 Conclusion

We presented a general analytical model for finite buffer analysis of input queued, variable length packet switches. This analytical model can also be used with other arrival processes and for random order of service and priority queues at the input.

Numerical results show that the buffer requirements to provide acceptable blocking probabilities for self-similar arrivals are considerably higher than those for Poisson arrivals, even for low utilizations. These results emphasise the fact that realistic assumptions about the packet arrival process needs to be made to reasonably estimate the performance characteristics.

We also discussed two alternatives to increase the throughput of input queued switches, VOQ and FIFO-CIOQ, and analysed FIFO-CIOQ switches based on parallelism. Our analysis suggests that FIFO-CIOQ can be a viable alternative to time slotted, fixed packet length VOQ-CIOQ switches especially if the latter have speedup ≥ 1. A complex centralised scheduler that has to collect information about N2 queues and fragmentation and reassembly overhead is traded for multiple switching planes. Although a VOQ-CIOQ switch can support arbitrary
QoS, technology limitations will make the centralised QoS scheduler infeasible in the Tbps region. Instead, a FIFO-CIOQ switch with speedup and parallelism can minimise input queueing delay and an output QoS scheduler can be used.

References